FPGA implementation of a composite video signal to VGA signal converter

Authors

  • Alvaro Anzueto UPIITA, Instituto Politécnico Nacional, México
  • Yesenia González UPIITA, Instituto Politécnico Nacional, México
  • Sergio Garduza UPIITA, Instituto Politécnico Nacional, México

Keywords:

FPGA, format 4:2:2, format 4:4:4, ITU-R BT.601, YCbCr space color, RGB space color, VHDL, video signal

Abstract

This paper describes the design and implementation of a system for converting composite video signal to VGA signal, which performs the capture and display of video based on the ITU-R BT.601 standard for digital television monitors. The system has three main components: an analog sensor that delivers the composite digital video signal, a graphics card that converts analog video to digital in 4:2:2 sampling format and uses the color space YCbCr and finally a FPGA (NEXIS card 2 , with the integrated circuit 3s1200efg320 -5) where the design has been implemented for processing the video signal to be displayed on a monitor. In the FPGA have been developed 4:2:2 to 4:4:4 sampling conversion modules and the conversion module between YCbCr color space to RGB (color format used in display devices). The synthesis of the FPGA design has been made using the XST (Xilinx Synthesis Tool) that is part of the interface development ISE Project Navigator 13.3 of the Xilinx® company. The equations for the transformation between color spaces have been implemented and simulated in MATLAB ® for validation of results.

Downloads

Download data is not yet available.

References

[1] D. G. Bailey, H. Poor. Design for embedded image processing on FPGAs. Singapore: John Wiley & Sons, 2011.
[2] N. Zainalabedin. VHDL: analysis and modeling of digital systems. 2nd ed. New York: McGraw-Hill, 1998.
[3] Xilinx, NEXIS 2 Family: Data Sheet product specification, Agosto 2009.
[4] ITU-R Recommendation BT.601-5: Studio encoding parameters of digital television for standard 4:3 and wide-screen 16:9 aspect ratios.
[5] R. C. González and R. E. Woods. Digital Image Processing. 3rd. ed. New Jersey: Pearson Education, 2008.
[6] Russ J. C., The Image Processing Handbook, 6th edition, 2011, CRC Press by Taylor and Francis Group.
[7] Digilent, Digilent Video Decoder Board (VDEC1) Reference Manual, Abril 2005.
[8] Y. Yang, P. Yuhua and L. Zhaoguang, “A Fast Algorithm for YCbCr to RGB Conversion,”IEEE Transactions on Consumer Electronics, vol. 53, no. 4, pp. 1490-1493, Nov., 2007.
[9] A. Ghorbel, M. Jallouli, et. al. “An FPGA Based Platform for Real Time Robot Localization,” Int. Conf. on Individual and Collective Behaviors in Robotics, pp. 56-61, Dic. 2013.
[10] Hagiwara H., Asami K., Komori M. Real-Time Image Processing System by Using FPGA for Service Robots. 1st Global Conference on Consumer Electronics, p. 720 – 723, Octubre 2012.
[11] G. Hawkes, “Digital Component Video Conversion 4:2:2 to 4:4:4,” Xilinx reference manual, Dec. 19, 2001.
[12] C. M. Thompson and L. Shure “Image processing toolbox for use with Matlab,” The Math works inc., Ago., 1993.

Published

2014-11-27

How to Cite

[1]
A. Anzueto, Y. González, and S. Garduza, “FPGA implementation of a composite video signal to VGA signal converter”, Memoria investig. ing. (Facultad Ing., Univ. Montev.), no. 12, pp. 69–83, Nov. 2014.

Issue

Section

Articles